


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide



THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

 Terms used **adc parallel order**

 Found **232** of **150,138**

 Sort results
by

 Display
results


[Save results to a Binder](#)

[Search Tips](#)
☐ Open results in a new window

[Try an Advanced Search](#)
[Try this search in The ACM Guide](#)

Results 1 - 20 of 200

 Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

 Relevance scale ☐ ☐ ☐ ☐ ☐

1 [Alpha du centaur: a prototype environment for the design of parallel regular alorithms](#)

Pierrick Gachet, Christophe Murras, Patrice Quinton, Yannick Saouter

 June 1986 **Proceedings of the 3rd international conference on Supercomputing**

 Full text available: [pdf\(966.30 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

We describe Alpha du Centaur (ADC), a prototype environment for the design of parallel regular algorithms. In ADC, a program is specified using the Alpha language, using system of parameterized linear recurrence equations. The goal of ADC is to make it possible to transform the initial specifications into a parallel algorithm, that is to say, another system of recurrence equations, in which the time and the space index are separated. The first section of the paper is devoted to a ...

2 [A novel method for stochastic nonlinearity analysis of a CMOS pipeline ADC](#)

David Goren, Eliyahu Shamsaev, A. Wagner

 June 2001 **Proceedings of the 38th conference on Design automation**

 Full text available: [pdf\(334.01 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

An analytic appraoch is presented for estimating the nonlinearity of an analog to digital converter (ADC) as a function of the variations in the circuit devices. The approach is demonstrated for the case of a pipeline ADC with digital error correction. Under some mild assumptions on the expected variations, the error probability is expressed as a simple explicit function of the standard deviations in the components' parameters: gain errors, comparator offset errors and resistor errors. The ...

3 [Power optimization using divide-and-conquer techniques for minimization of the number of operations](#)

Inki Hong, Miodrag Potkonjak, Ramesh Karri

 October 1999 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 4 Issue 4

 Full text available: [pdf\(278.45 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

We introduce an approach for power optimization using a set of compilation and architectural techniques. The key technical innovation is a novel divide-and-conquer compilation technique to minimize the number of operations for general computations. Our technique optimizes not only a significantly wider set of computations than the previously published techniques, but also outperforms (or performs at least as well as other techniques) on all examples. Along the architectural dimension, we in ...

Keywords: code generation, transformations

4 Low power converter circuits: A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach

Hui-Chin Tseng, Hsin-Hung Ou, Chi-Sheng Lin, Bin-Da Liu

August 2004 **Proceedings of the 2004 international symposium on Low power electronics and design**

Full text available:  [pdf\(286.33 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

In this paper, a 6-bit 300-MSample/s(MS/s) flash analog-to-digital converter (ADC) with a novel complementary average-value (CAV) approach is proposed. Input signal is pre-processed and then steered to be compared with a fixed reference voltage level, which greatly simplifies the comparator design and thus power consumption is reduced. In addition, rail-to-rail input range can be achieved by the proposed CAV technique, and the offset as well as bubble errors can therefore be minimized as a result ...

Keywords: CMOS analog circuit, comparator, flash analog-to-digital converter, low power, rail-to-rail

5 A performance evaluation of several priority policies for parallel processing systems

Randolph Nelson, Donald Towsley

July 1993 **Journal of the ACM (JACM)**, Volume 40 Issue 3



Full text available:  [pdf\(1.41 MB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

Keywords: priority scheduling, speedup

6 Power optimization using divide-and-conquer techniques for minimization of the number of operations

Inki Hong, Miodrag Potkonjak, Ramesh Karri

November 1997 **Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design**

Full text available:  [pdf\(55.12 KB\)](#)  Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)
[Publisher Site](#)

We develop an approach to minimizing power consumption of portable wireless DSP applications using a set of compilation and architectural techniques. The key technical innovation is a novel divide-and-conquer compilation technique to minimize the number of operations for general DSP computations. Our technique optimizes not only a significantly wider set of computations than the previously published techniques, but also outperforms (or performs at least as well as other techniques) on all exampl ...

Keywords: DSP computations, architectural techniques, compilation, data flow graphs, divide-and-conquer compilation, portable wireless DSP applications, power consumption

7 Parallelism in sequential multiprocessor simulation models: a case study

Hatem Sellami, Sudhakar Yalamanchili

April 1995 **ACM Transactions on Modeling and Computer Simulation (TOMACS)**, Volume 5 Issue 2

Full text available:  [pdf\(1.56 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#), [review](#)

The design and analysis of multiprocessor simulation models represents a complex and computationally demanding application that is a candidate for parallel simulation. This paper examines the application of conservative parallel discrete event simulation on a set of existing "real-world" models created over the years with no thought given to the parallel execution. These models are based on a subset of Petri Nets known as Marked graphs. The results of the study ...

Keywords: Petri nets, conservative synchronization, discrete event simulation, marked graphs, parallel architectures, parallel simulation, parallelism, partitioning and mapping

8 Mixed analog-digital design: Digital background and blind calibration for clock skew error in time-interleaved analog-to-digital converters

David Camarero, Jean-François Naviner, Patrick Loumeau

September 2004 **Proceedings of the 17th symposium on Integrated circuits and system design**

Full text available:  pdf (146.26 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)


This paper deals with the problem of clock skew errors in time-interleaved analog-to-digital converters. Deterministic sample-time errors between time-interleaved channels generate nonlinear distortion and degrade SFDR. We propose a fully digital calibration method that uses, on the one hand, adaptive FIR filters to reconstruct a correctly sampled signal and, on the other hand, a new blind clock skew detection algorithm that guides the adaptive filters. This calibration method applies to any num ...

Keywords: adaptive filters, clock skew, digital calibration, parallel ADC, sample-time errors, time-interleaved

9 TAM Optimization for Mixed-Signal SOC's using Analog Test Wrappers

Anuja Sehgal, Sule Ozev, Krishnendu Chakrabarty

November 2003 **Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design**

Full text available:  pdf (167.79 KB) Additional Information: [full citation](#), [abstract](#), [citations](#), [index terms](#)

We present a new approach for TAM optimization and testscheduling in the modular testing of mixed-signal SOC's. A testplanning approach for digital SOC's is extended to handle analogcores in a plug-and-play fashion. A test wrapper based on anADC/DAC pair and a digital configuration circuit is designed foranalog cores such that these cores can be accessed through digitalTAMs. In this way, there is no dependence on an analog testbus and expensive mixed-signal testers. Experimental results arepresent ...

10 Supercomputing around the world

A. D. Malony

December 1992 **Proceedings of the 1992 ACM/IEEE conference on Supercomputing**

Full text available:  pdf (366.45 KB) Additional Information: [full citation](#), [index terms](#)

11 System architectures for computer music

John W. Gordon

June 1985 **ACM Computing Surveys (CSUR)**, Volume 17 Issue 2

Full text available:  pdf (4.61 MB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#), [review](#)

Computer music is a relatively new field. While a large proportion of the public is aware of

computer music in one form or another, there seems to be a need for a better understanding of its capabilities and limitations in terms of synthesis, performance, and recording hardware. This article addresses that need by surveying and discussing the architecture of existing computer music systems. System requirements vary according to what the system will be used for. Common uses for co ...

12 Concurrent automata, database computers, and security: a "new" security paradigm for secure parallel processing

T. Y. Lin

August 1993 **Proceedings on the 1992-1993 workshop on New security paradigms**

Full text available:  [pdf\(975.78 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)

Decustering has been proposed to speed up parallel database machines. However, the security requires clustering. In this paper, we use temporal clustering to reconcile the apparent conflict. Automata theory is applied to high level architecture design. Based on Petri net theory a database machine is proposed. The classical notion of clustering is extended to temporal dimension and is imported to parallel database systems. The proposed database machine not only has the linear speedup, ...

13 Closing the gap between analog and digital

Khaled Saab, Naim Ben Hamida, Bozena Kaminska

June 2000 **Proceedings of the 37th conference on Design automation**

Full text available:  [pdf\(94.67 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)



This paper presents a highly effective method for parallel hard fault simulation and test specification development. The proposed method formulates the fault simulation problem as a problem of estimating the fault value based on the distance between the output parameter distribution of the fault-free and the faulty circuit. We demonstrate the effectiveness and practicality of our proposed method by showing results on different designs. This approach extended by parametric fault test ...

Keywords: fault modeling, fault simulation, hard faults, test vector generation

14 Multiplicative Window Generators of Pseudo-random Test Vectors

Janusz Rajski, Jerzy Tyszer

March 1996 **Proceedings of the 1996 European conference on Design and Test**

Full text available:  [pdf\(808.72 KB\)](#) Additional Information: [full citation](#), [abstract](#)
 [Publisher Site](#)

New arithmetic two-dimensional generators of pseudo-random test vectors are presented. As an integral part of a recently proposed arithmetic built-in self test (ABIST) environment, all generation functions are executed by basic building blocks performing regular functions of data path architectures, yet the scheme is compatible with scan, parallel scan, partial scan and boundary scan designs. The need for extra hardware is either entirely eliminated or drastically reduced, test vectors can be ea ...


Keywords: Accumulators, Arithmetic generators, Built-in self test, Data-path architectures, Pseudo-exhaustive generators, State coverage

15 Numerical stability of algorithms for 2D Delaunay triangulations

Steven Fortune

July 1992 **Proceedings of the eighth annual symposium on Computational geometry**

Full text available: Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index](#)

 [pdf\(910.51 KB\)](#)
[terms](#)

We show that two Delaunay triangulation algorithms, a diagonal-flipping algorithm and an incremental algorithm, can be implemented in approximate arithmetic. The two algorithms have worst-case running time $O(n^2)$ on a set of n sites. The correctness assertion is that the algorithms produce a triangulation of the set of sites so that each triangle has an "almost empty" circumcircle, i.e., a circumscribing pseudo ...

16 Mixed-signal design and simulation: A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference

Robert M. Senger, Eric D. Marsman, Michael S. McCorquodale, Fadi H. Gebara, Keith L. Kraver, Matthew R. Guthaus, Richard B. Brown

June 2003 **Proceedings of the 40th conference on Design automation**

Full text available:  [pdf\(793.60 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

In this work, we report on an unprecedented design where digital, analog, and MEMS technologies are combined to realize a general-purpose single-chip CMOS microsystem. The convergence of these technologies has enabled the development of a low power, portable microinstrument ideally suited for controlling environmental and bio-implantable sensors.

Keywords: ADC, MEMS, PGA, SD, SoC, clock generation, design methodology, inductor, low power, low voltage analog, microcontroller, microsystem, mixed-signal, system-on-chip, varactor

17 A Statistical Approach to Estimate the Dynamic Non-Linearity Parameters of Pipeline ADCs

Mohammad Taherzadeh-Sani, Reza Lotfi, Omid Shoaie

November 2003 **Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design**

Full text available:  [pdf\(402.64 KB\)](#)


Additional Information: [full citation](#), [abstract](#), [index terms](#)

A fully-analytical approach to estimate the statistics of dynamic non-linearity parameters of pipeline analog-to-digital converters (ADCs) in the presence of circuit non-idealities including capacitance mismatches and non-ideal opamps is presented. These parameters include the spurious-free dynamic range (SFDR) and the signal to noise-and-distortion ratio (SNDR). The simple closed-form formulas for SFDR and SNDR presented here are useful for design automation of highly-linear pipeline ADCs in order to extend ...

18 Efficient parallel solution of sparse systems of linear diophantine equations

Mark Giesbrecht

July 1997 **Proceedings of the second international symposium on Parallel symbolic computation**

Full text available:  [pdf\(1.38 MB\)](#)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

19 A Parallel and Accelerated Circuit Simulator with Precise Accuracy

Peter M. Lee, Shinji Ito, Takeaki Hashimoto, Tomomasa Touma, Hitachi ULSI Systems Co., Junji Sato, Goichi Yokomizo, Semiconductor, Inc, Hitachi, Ltd

January 2002 **Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design**

Full text available:  [pdf\(128.60 KB\)](#)

Additional Information: [full citation](#), [abstract](#)

 [Publisher Site](#)

We have developed a highly parallel and accelerated circuit simulator which produces

precise results for large scale simulation. We incorporated multithreading in both the model and matrix calculations to achieve not only a factor of 10 acceleration compared to the defacto standard circuit simulator used worldwide, but also equal or exceed the performance of timing-based event -driven simulators with the accuracy which matches that of SPICE-based circuit simulation. For example, a 89K element D ...

20 SuperLU_DIST: A scalable distributed-memory sparse direct solver for unsymmetric linear systems



Xiaoye S. Li, James W. Demmel

June 2003 **ACM Transactions on Mathematical Software (TOMS)**, Volume 29 Issue 2

Full text available:  pdf(659.03 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

We present the main algorithmic features in the software package SuperLU_DIST, a distributed-memory sparse direct solver for large sets of linear equations. We give in detail our parallelization strategies, with a focus on scalability issues, and demonstrate the software's parallel performance and scalability on current machines. The solver is based on sparse Gaussian elimination, with an innovative static pivoting strategy proposed earlier by the authors. The main advantage of static pivoting o ...





Keywords: Sparse direct solver, distributed-memory computers, parallelism, scalability, supernodal factorization

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership | Publications/Services | Standards | Conferences | Careers/Jobs

IEEE Xplore®
 RELEASE 1.8

[Help](#) | [FAQ](#) | [Terms](#) | [IEEE Peer Review](#)
[Quick Links](#)
» [Se](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Information

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **222** of **1128145** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or enter a new one in the text box.

adc<and>parallel

☐ Check to search within this result set
Results Key:**JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard

= Your access to full-text

1 A comparative analysis of parallel delta-sigma ADC architectures*Eshraghi, A.; Fiez, T.S.;*Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuit Systems I: Fundamental Theory and Applications, IEEE Transactions on] , Vol 51 , Issue: 3 , March 2004
Pages:450 - 458
[\[Abstract\]](#) [\[PDF Full-Text \(264 KB\)\]](#) IEEE JNL
2 Algorithmic partial analog-to-digital conversion in mixed-signal array processors*Genov, R.; Cauwenberghs, G.;*Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on , Volume: 1 , 25-28 May 2003
Pages:I-769 - I-772 vol.1
[\[Abstract\]](#) [\[PDF Full-Text \(339 KB\)\]](#) IEEE CNF
3 An alternative approach to parallel A/D conversion*Acciani, G.; Chiarantoni, E.; Vacca, F.;*Circuits and Systems, 1991., IEEE International Symposium on , 11-14 June 1
Pages:1525 - 1528
[\[Abstract\]](#) [\[PDF Full-Text \(252 KB\)\]](#) IEEE CNF
4 An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC*Nakamura, K.; Hotta, M.; Carley, L.R.; Allsot, D.J.;*Solid-State Circuits, IEEE Journal of , Volume: 30 , Issue: 3 , March 1995
Pages:173 - 183

[\[Abstract\]](#) [\[PDF Full-Text \(980 KB\)\]](#) IEEE JNL

5 A 10-bit 5-MS/s successive approximation ADC cell used in a 70-MS ADC array in 1.2- μ m CMOS

Jiren Yuan; Svensson, C.;

Solid-State Circuits, IEEE Journal of , Volume: 29 , Issue: 8 , Aug. 1994
Pages:866 - 872

[\[Abstract\]](#) [\[PDF Full-Text \(840 KB\)\]](#) IEEE JNL

6 Low-voltage 32 Msample/s parallel pipelined switched-current ADC

Jonsson, B.E.; Tenhunen, H.;

Electronics Letters , Volume: 34 , Issue: 20 , 1 Oct. 1998
Pages:1906 - 1907

[\[Abstract\]](#) [\[PDF Full-Text \(284 KB\)\]](#) IEE JNL

7 A 75mW 10bit 120MSample/s parallel pipeline ADC

Miyazaki, D.; Furuta, M.; Kawahito, S.;

European Solid-State Circuits, 2003. ESSCIRC '03. Conference on , 16-18 Sep 2003
Pages:719 - 722

[\[Abstract\]](#) [\[PDF Full-Text \(375 KB\)\]](#) IEEE CNF

8 A 6bit 400Msps 70mW ADC using interpolated parallel scheme

Ono, K.; Shimizu, H.; Ogawa, J.; Takeda, M.; Yano, M.;

VLSI Circuits Digest of Technical Papers, 2002. Symposium on , 13-15 June 2002
Pages:324 - 325

[\[Abstract\]](#) [\[PDF Full-Text \(232 KB\)\]](#) IEEE CNF

9 A channelized DSSS ultra-wideband receiver

Won Namgoong;

Radio and Wireless Conference, 2001. RAWCON 2001. IEEE , 19-22 Aug. 2001
Pages:105 - 108

[\[Abstract\]](#) [\[PDF Full-Text \(312 KB\)\]](#) IEEE CNF

10 A 85-mW, 10-bit 40-Ms/s ADC with decimated parallel architecture

Nakamura, K.; Hotta, M.; Carley, R.; Allstot, D.;

Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994 , May 1994
Pages:495 - 498

[\[Abstract\]](#) [\[PDF Full-Text \(392 KB\)\]](#) IEEE CNF

11 A neural-like feed-forward ADC

Chigusa, Y.; Tanaka, M.;

Circuits and Systems, 1990., IEEE International Symposium on , 1-3 May 1990
Pages:2959 - 2962 vol.4

[\[Abstract\]](#) [\[PDF Full-Text \(212 KB\)\]](#) IEEE CNF

12 A CMOS 8-bit 20MHz two-step parallel A/D converter with 95mW p consumption

Fukushima, N.; Kumazawa, N.; Soneda, M.; Yamada, T.;

Consumer Electronics, 1988. Digest of Technical Papers. ICCE., IEEE 1988 International Conference on , 8-10 June 1988

Pages:238 - 239

[\[Abstract\]](#) [\[PDF Full-Text \(120 KB\)\]](#) IEEE CNF

13 Parallel realizations of digital interpolation filters for increasing the sampling rate

Urkowitz, H.;

Circuits and Systems, IEEE Transactions on , Volume: 22 , Issue: 2 , Feb 1979

Pages:146 - 154

[\[Abstract\]](#) [\[PDF Full-Text \(864 KB\)\]](#) IEEE JNL

14 A digital background calibration technique for time-interleaved analog-to-digital converters

Daihong Fu; Dyer, K.C.; Lewis, S.H.; Hurst, P.J.;

Solid-State Circuits, IEEE Journal of , Volume: 33 , Issue: 12 , Dec. 1998

Pages:1904 - 1911

[\[Abstract\]](#) [\[PDF Full-Text \(336 KB\)\]](#) IEEE JNL

15 Design and testing of QOS comparators for an RSFQ based analog to digital converter

Brock, D.K.; Martinet, S.S.; Bocko, M.F.; Przybysz, J.X.;

Applied Superconductivity, IEEE Transactions on , Volume: 5 , Issue: 2 , Jun 1993

Pages:2244 - 2247

[\[Abstract\]](#) [\[PDF Full-Text \(392 KB\)\]](#) IEEE JNL

[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [11](#) [12](#) [13](#) [14](#) [15](#) [Next](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved